BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:
DTSTART;TZID=America/Los_Angeles:20260728T175000
DTEND;TZID=America/Los_Angeles:20260728T175100
UID:dac_DAC 2026_sess317_RESEARCH954@linklings.com
SUMMARY:Module-Level Placement Using Force-Based Deformation for Efficient
  Early Design Estimation
DESCRIPTION:Mengen Chen, Xu He, and Tong Shen (Hunan University) and Yao W
 ang (Independent Researcher)\n\nIn modern very large-scale design, cell-le
 vel placement is prohibitively slow and memory-intensive, hindering rapid 
 design-space exploration for integrated circuits. Cell-level placement con
 sistently shows that cells within the same functional module tend to group
  together, making module-level placement a practical abstraction for fast 
 yet accurate design estimation. To this end, we introduce a module-level p
 lacement framework with a force-directed soft-module deformation scheme, w
 here functional modules are modeled as deformable entities that adapt aspe
 ct ratios under area preservation. This reduces the size of the problem by
  several orders of magnitude, while retaining high fidelity to cell-level 
 placement. On industrial-scale benchmarks, our approach achieves a 56x ave
 rage speedup over conventional placers, incurs only about 3% inter-module 
 HPWL error, and recovers 93% of the top-10% longest nets. These results es
 tablish a practical and scalable solution for early-stage placement estima
 tion.\n\nTrack: EDA7-II. Physical Design and Verification, Design\n\nSessi
 on Chairs: Christian Pilato (Politecnico di Milano); Mohsen Imani (Univers
 ity of California, Irvine); Flavio Ponzina (San Diego State University); A
 min Farshidi (Cadence Design Systems, Inc.); Yonggan Fu (Georgia Institute
  of Technology, NVIDIA); Dimitrios Tsaras (Huawei, Hong Kong University of
  Science and Technology (HKUST)); Anh Nguyen (Fujitsu Limited); Ruiyang Qi
 n (Villanova University); Jiliang Zhang (Hunan University); Meng Li (Pekin
 g University); and Rassul Bairamkulov (Advanced Micro Devices (AMD))\n\n
END:VEVENT
END:VCALENDAR