BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:
DTSTART;TZID=America/Los_Angeles:20260728T173000
DTEND;TZID=America/Los_Angeles:20260728T173000
UID:dac_DAC 2026_sess317_RESEARCH1938@linklings.com
SUMMARY:Phantom Walk:  Reducing the Post-Migration Translation Path via Pr
 oactive Translation Dissemination in Multi-GPU Systems
DESCRIPTION:Jihun Choi, Jaesang Moh, and Tae Hee Han (Sungkyunkwan Univers
 ity)\n\nMulti-GPU systems rely on unified virtual memory to provide a glob
 al address space, which inevitably triggers page migrations. Our analysis 
 shows that reducing migrations further is difficult even with advanced pol
 icies. These migrations invalidate page table entries (PTEs) across GPUs a
 nd generate migration-induced misses (M-misses), which constitute a large 
 portion of all translation requests and significantly degrade performance.
  This paper introduces Phantom Walk, which accelerates M-miss address tran
 slation by reducing GPU-local page faults and page table walks through a s
 horter post-migration translation path. Our evaluation shows that Phantom 
 Walk improves overall performance by 44.37% on average.\n\nTrack: EDA7-II.
  Physical Design and Verification, Design\n\nSession Chairs: Christian Pil
 ato (Politecnico di Milano); Mohsen Imani (University of California, Irvin
 e); Flavio Ponzina (San Diego State University); Amin Farshidi (Cadence De
 sign Systems, Inc.); Yonggan Fu (Georgia Institute of Technology, NVIDIA);
  Dimitrios Tsaras (Huawei, Hong Kong University of Science and Technology 
 (HKUST)); Anh Nguyen (Fujitsu Limited); Ruiyang Qin (Villanova University)
 ; Jiliang Zhang (Hunan University); Meng Li (Peking University); and Rassu
 l Bairamkulov (Advanced Micro Devices (AMD))\n\n
END:VEVENT
END:VCALENDAR
