BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:
DTSTART;TZID=America/Los_Angeles:20260728T175900
DTEND;TZID=America/Los_Angeles:20260728T175900
UID:dac_DAC 2026_sess317_RESEARCH1497@linklings.com
SUMMARY:Unveiling the Security Risks Driven by the Hardware Interrupts
DESCRIPTION:Zhihao Zhang, Pengfei Qiu, Zhouyang Li, Yaxuan Zhao, and Zeru 
 Lan (Key Laboratory of System Software (Chinese Academy of Sciences) and S
 tate Key Laboratory of Computer Science, Institute of Software, Chinese Ac
 ademy of Sciences); Jiliang Zhang (Nanjing University of Posts and Telecom
 munications); Chunlu Wang (Key Laboratory of System Software (Chinese Acad
 emy of Sciences) and State Key Laboratory of Computer Science, Institute o
 f Software, Chinese Academy of Sciences); Gang Qu (University of Maryland)
 ; and Dongsheng Wang (Tsinghua University & Zhongguancun Laboratory)\n\nTh
 e interrupt is a significant mechanism for computer systems to schedule ha
 rdware resources. We find that some hardware interrupts are not well-manag
 ed so that they can expose low-level events to unprivileged software, whic
 h introduce unanticipated security risks. \n\nWe first design an automated
  testing framework to identify the interrupts' working features and trigge
 r condition, which helps us discover six vulnerable interrupts. Next, we d
 esign a novel set of attack primitives for leaking secrets using them. Fin
 ally, we realize four attacks with the proposed attack primitives: leaking
  contents from a restricted directory, fingerprinting DNN model architectu
 res, classifying processes, and enhancing Spectre attacks.\n\nTrack: EDA7-
 II. Physical Design and Verification, Design\n\nSession Chairs: Christian 
 Pilato (Politecnico di Milano); Mohsen Imani (University of California, Ir
 vine); Flavio Ponzina (San Diego State University); Amin Farshidi (Cadence
  Design Systems, Inc.); Yonggan Fu (Georgia Institute of Technology, NVIDI
 A); Dimitrios Tsaras (Huawei, Hong Kong University of Science and Technolo
 gy (HKUST)); Anh Nguyen (Fujitsu Limited); Ruiyang Qin (Villanova Universi
 ty); Jiliang Zhang (Hunan University); Meng Li (Peking University); and Ra
 ssul Bairamkulov (Advanced Micro Devices (AMD))\n\n
END:VEVENT
END:VCALENDAR