BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152638Z
LOCATION:
DTSTART;TZID=America/Los_Angeles:20260728T125200
DTEND;TZID=America/Los_Angeles:20260728T125200
UID:dac_DAC 2026_sess315_RESEARCH2540@linklings.com
SUMMARY:Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutr
 al Atom Quantum Computers
DESCRIPTION:Jonas Winklmann (Technical University of Munich), Yian Yu (Lud
 wig-Maximilians-Universität München), Xiaorang Guo (Technical University o
 f Munich), Korbinian Staudacher (Ludwig-Maximilians-Universität München), 
 and Martin Schulz (Technical University of Munich)\n\nNeutral atom quantum
  computers (NAQCs) are among the most promising computational platforms fo
 r quantum computing. Controlling and measuring individual atoms and their 
 states, which often requires multiple imaging and image-analysis procedure
 s, is typically the most time-consuming task during computation and contri
 butes significantly to overall cycle times. \nTo resolve this challenge, w
 e propose a highly-parallel atom-detection accelerator for tweezer-based N
 AQCs. Our design builds on an existing state-reconstruction method and com
 bines an algorithm-level optimization with a Field Programmable Gate Array
  (FPGA) implementation to maximize parallelism and reduce the run time of 
 the image-analysis process. We identify and overcome several challenges fo
 r an FPGA implementation, such as introducing a prefetching mechanism to i
 mprove scalability and customizing bus transfers to support large bandwidt
 hs.\n\nTested on a Xilinx UltraScale+ FPGA, our design can analyze a 256×2
 56-pixel fluorescence image in just 115 𝜇s, achieving 34.9× and 6.3× speed
 ups over the original and optimized CPU baseline, respectively. Moreover, 
 our accelerator can maintain consistent resource utilization across variou
 s atom array sizes, contributing to the ongoing efforts toward scalable an
 d fully integrated FPGA-based control systems for NAQCs.\n\nTopics: Quantu
 m\n\nTrack: DES6. Quantum Computing, Systems\n\nSession Chairs: Hokeun Kim
  (Arizona State University); BaekGyu Kim (Daegu Gyeongbuk Institute of Sci
 ence and Technology); Xiang Chen (Peking University); Sangyeob Kim (Yonsei
  University); Robert M. Radway (University of Pennsylvania); Prashanth Moh
 an (University of Pittsburgh); Xiaoxuan Yang (University of Virginia, Stan
 ford University); Ramtin Zand (University of South Carolina); Hadi Kamali 
 (University of Central Florida); Jiafeng Xie (Villanova University); Prabu
 ddha Chakraborty (University of Maine); Junichiro Kadomoto (University of 
 Tokyo); and Yosuke Ueno (RIKEN)\n\n
END:VEVENT
END:VCALENDAR