BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20260728T171600
DTEND;TZID=America/Los_Angeles:20260728T171700
UID:dac_DAC 2026_sess306_WIP3220@linklings.com
SUMMARY:PASCAL: ML-Based Predictive Skew Compensation for Asymmetric Clock
  Tree Aging
DESCRIPTION:Freddy Gabbay (The Hebrew University)\n\nAsymmetric transistor
  aging is becoming increasingly significant in advanced process nodes due 
 to rising thermal density and spatial workload variations. Clock distribut
 ion networks are particularly susceptible, as non-uniform aging across clo
 ck branches can distort clock skew and lead to setup or hold timing violat
 ions. This paper presents PASCAL, a Predictive Aging Skew Compensation Arc
 hitecture for cLock trees. PASCAL integrates programmable delay lines with
 in clock branches and an ML-based predictive maintenance controller that m
 onitors temperature gradients and clock-gate activity to estimate aging-in
 duced skew degradation. The controller dynamically tunes programmable skew
  to compensate asymmetric aging. Aging-aware simulations in a 16 nm FinFET
  process show that PASCAL eliminates over 95% of timing violations while m
 aintaining timing margins over a 10-year lifetime.\n\nTrack: Student\n\n
END:VEVENT
END:VCALENDAR