BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20260728T172900
DTEND;TZID=America/Los_Angeles:20260728T173000
UID:dac_DAC 2026_sess306_WIP3208@linklings.com
SUMMARY:Late Breaking Results: Synthesizable 8-Bit Digital Memristor Emula
 tor with Programmable State Retention for Accelerated Edge Computing
DESCRIPTION:Shekhar Suman Borah and Philip Waldecker (Center for Robotics 
 and Intelligent Systems, The University of Texas at Tyler, Tyler, Texas, U
 SA); Henry Torbert (National Soil Dynamics Lab, USDA-ARS); and Prabha Sund
 aravadivel (Associate Professor, The University of Texas at Tyler)\n\nMemr
 istive devices are promising for neuromorphic and in-memory computing, but
  practical analog implementations often face variability and fabrication c
 hallenges. This work presents a synthesizable 8-bit digital memristor emul
 ator implemented in Verilog and targeted for FPGA realization. The design 
 employs a discrete-time, threshold-based state update mechanism with Q1.15
  fixed-point arithmetic at 10~kHz sampling. Simulation results demonstrate
  frequency-dependent pinched hysteresis consistent with memristive behavio
 r, as well as programmable SET/RESET resistance modulation and stable non-
 volatile retention under zero excitation. The bounded 8-bit state ensures 
 deterministic operation suitable for hardware deployment. The proposed arc
 hitecture provides a compact and reproducible digital platform for archite
 ctural exploration of memristor-inspired computing systems, with scalabili
 ty toward FPGA-based arrays for neuromorphic and edge computing applicatio
 ns.\n\nTrack: Student\n\n
END:VEVENT
END:VCALENDAR
