BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20260728T174500
DTEND;TZID=America/Los_Angeles:20260728T174500
UID:dac_DAC 2026_sess306_LBR073@linklings.com
SUMMARY:Late Breaking Results: Training-Free CCS Library Generation via Vo
 ltage Domain Transformation and PCHIP Interpolation
DESCRIPTION:Meng-Hsuan Ho (National Yang Ming Chiao Tung University); Hung
 -Ming Chen (Institute of Electronics, National Yang Ming Chiao Tung Univer
 sity); and Hsuan-Ming Huang and Jiun-Cheng Tsai (Mediatek)\n\nAccurate tim
 ing-library generation across PVT conditions has become increasingly expen
 sive in advanced technology nodes. This paper introduces a robust, trainin
 g-free method for inferring CCS library entries at target PVT corners by i
 nterpolating voltage waveforms, rather than currents, using shape-preservi
 ng interpolation. By working in the voltage domain, the approach avoids th
 e instability and outliers often seen in ML-based current prediction and p
 roduces physically consistent results. Experiments on the ASAP7 and CAD Co
 ntest datasets show that our method outperforms leading ML regressors, red
 ucing CCS error by more than 100×. The result is faster, safer digital sig
 noff with minimal additional characterization overhead.\n\nTrack: Student\
 n\n
END:VEVENT
END:VCALENDAR
