BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152640Z
LOCATION:Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20260728T174000
DTEND;TZID=America/Los_Angeles:20260728T174000
UID:dac_DAC 2026_sess306_LBR005@linklings.com
SUMMARY:Late Breaking Results: "Describing" Your Way to a Functional Micro
 fluidic Chip
DESCRIPTION:Yushen Zhang and Louis Dickgießer (Technical University of Mun
 ich), Siyuan Liang (The Chinese University of Hong Kong), Tsun-Ming Tseng 
 (Technical University of Munich), Shigeru Yamashita (Ritsumeikan Universit
 y), Tsung-Yi Ho (The Chinese University of Hong Kong), and Ulf Schlichtman
 n (Technical University of Munich)\n\nMicrofluidic devices enable miniatur
 ized, automated laboratory operations, but their design typically requires
  specialized expertise and labor-intensive CAD workflows. We present a lan
 guage-driven framework that synthesizes manufacturable microfluidic design
 s directly from natural-language prompts. The framework introduces an LLM-
 based high-level synthesis paradigm, using domain-specific fine-tuned mode
 ls to translate user intent into a structured JSON design specification fo
 r subsequent layout synthesis. An automated validation and correction pipe
 line detects and fixes geometric and physical inconsistencies to ensure de
 sign viability.\n\nTrack: Student\n\n
END:VEVENT
END:VCALENDAR