BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152727Z
LOCATION:DAC Pavilion\, Exhibit Floor
DTSTART;TZID=America/Los_Angeles:20260728T170000
DTEND;TZID=America/Los_Angeles:20260728T180000
UID:dac_DAC 2026_sess295_ENGPOST291@linklings.com
SUMMARY:Plug-and-Verify Using Real USB Devices for Front-End Host DUT RTL 
 Validation
DESCRIPTION:Suchir Gupta (Synopsys)\n\nFront-end verification of complex S
 oCs requires realistic stimulus to validate protocol compliance and system
 -level functionality early in the design cycle. Traditional transaction-ba
 sed verification methodologies rely on virtual transactors and extensive s
 oftware testbenches to emulate peripheral behavior, which is time-consumin
 g and error-prone for advanced protocols like USB. This paper introduces a
  novel approach that eliminates the need for custom device testbenches by 
 leveraging real USB devices as stimulus in both simulation and emulation e
 nvironments. The proposed solution integrates a USB Device Transactor with
  a Virtual Adapter built on the Linux USB framework and libusb library, en
 abling seamless communication between the DUT and a physical USB device. D
 emonstrated using USB mass storage devices, the methodology validates enum
 eration, control transfers, and bulk data exchanges without additional tes
 tbench logic. Experimental results show significant performance gains, wit
 h emulation achieving up to 300× speedup over simulation while maintaining
  accuracy. The approach is scalable to other USB device classes and offers
  a practical path for comprehensive system-level verification using real-w
 orld traffic.\n\nTopics: AI, Chiplet, Design, EDA, Quantum, Security, Syst
 ems\n\n
END:VEVENT
END:VCALENDAR