BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152729Z
LOCATION:DAC Pavilion\, Exhibit Floor
DTSTART;TZID=America/Los_Angeles:20260727T171500
DTEND;TZID=America/Los_Angeles:20260727T172200
UID:dac_DAC 2026_sess223_ENGPOST470@linklings.com
SUMMARY:An AI-Enhanced Web-based Real-Time Analytics & Prediction Platform
  for ASIC Physical Design (PD) Flows
DESCRIPTION:Subhash Uppala, Anoop Singh, Ayan Datta, and Manjunath Nayak (
 Sandisk)\n\nAn AI-enhanced real-time analytics and prediction platform des
 igned to bring comprehensive intelligence to complex ASIC Physical Design 
 (PD) flows. This tool automatically captures PD runs, parses massive volum
 es of logs and reports, and unifies timing, congestion, CTS, IR/EM, DRC/LV
 S, runtime, and resource metrics into centralized dashboards. By integrati
 ng AI-driven pre-run prediction, runtime anomaly detection, and post-run l
 earning, the platform enables early identification of QoR regressions, res
 ource bottlenecks, and failure risks before costly iterations are executed
 . The solution transforms PD workflows from reactive debugging to proactiv
 e, data-driven optimization, significantly reducing manual effort, improvi
 ng resource utilization, accelerating convergence, and enhancing confidenc
 e in physical design closure.\n\nTopics: AI, Chiplet, Design, EDA, Quantum
 , Security, Systems\n\n
END:VEVENT
END:VCALENDAR