BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260730T152728Z
LOCATION:Mtg Room 104B
DTSTART;TZID=America/Los_Angeles:20260728T120000
DTEND;TZID=America/Los_Angeles:20260728T133000
UID:dac_DAC 2026_sess210_AM114@linklings.com
SUMMARY:Additional Meeting - CEDA Lunch: The Role of Open-Source Hardware 
 in AI for EDA
DESCRIPTION:Luca Carloni (Columbia University)\n\nSemiconductors have enab
 led today’s AI, and continued progress in AI will remain tightly coupled t
 o advances in semiconductor hardware. This hardware is becoming increasing
 ly specialized and heterogeneous, from accelerator-rich system-on-chip (So
 C) devices to chiplet-based systems in advanced packages. At the same time
 , growing design complexity threatens this progress, as engineering and ve
 rification effort continues to rise and the semiconductor industry faces a
  persistent workforce gap. Agentic AI is expected to help address this cha
 llenge by boosting design productivity through a new class of EDA tools. Y
 et major obstacles remain. Hardware design is intrinsically different from
  software development, and many of the high-quality design artifacts, data
 sets, and workflows needed to train, evaluate, and validate AI-based metho
 ds are proprietary. Building on my experience developing ESP, an open-sour
 ce platform for heterogeneous SoC design, this talk makes the case that op
 en-source hardware is a key enabler for effective AI for EDA. By providing
  shareable artifacts, reproducible evaluation, and collaboration at scale 
 across universities, government labs, and industry, open-source hardware c
 an accelerate the development and validation of agentic AI workflows, whil
 e fostering curriculum innovation to train the next generation of hardware
  engineers and EDA tool developers.\n\n
END:VEVENT
END:VCALENDAR