Session <Full Program · Contributors · Organizations · Search Program · Flagged · My Recommendations · Happening NowMore…Search ProgramFlaggedMy RecommendationsHappening NowLate Breaking Results: Late Breaking Results (LBR) Poster SessionEvent TypeLate Breaking ResultsTimeMonday, July 275:00pm - 7:00pm PDTLocationExhibit HallSimilar SessionsLate Breaking Results, Work-in-Progress Poster SessionWork in Progress (WIP) Poster SessionRM Poster Session NinePresentations5:00pm - 5:03pm PDTLate Breaking Results: Physics-Aware Diffusion Framework for Transistor-Level Placement Beyond Standard-Cell BoundaryAuthorsKeyu PengJunhong LiHao WuChao WangJun YangZiran Zhu5:03pm - 5:06pm PDTLate Breaking Results: Recoverability-Guided Layer-Wise N:M Sparsity Under Latency ConstraintsAuthorsLiu YimingWenqi LouKe ZhiweiFengrui ZuoChao WangXuehai Zhou5:06pm - 5:09pm PDTLate Breaking Results: A High-Performance TFHE Bootstrapping Accelerator with Heterogeneous Processing EnginesAuthorsHaopeng ZhangYukui LuoJiafeng XieWenfeng Zhao5:09pm - 5:12pm PDTAutomated Design of Device Fingerprinting Circuits for FPGAsAuthorsJames MooreMaire O'NeillCHONGYAN GU5:12pm - 5:16pm PDTLate Breaking Results: Audio-Language-Action Models with Direct Speech Conditioning for Robotic ManipulationAuthorsEnfu NanPu ZhaoYixiao ChenLin ZhaoJuyi LinChen WangWeiwei ChenYanzhi Wang5:16pm - 5:19pm PDTLate Breaking Results: Hybrid-Bonding Architecture with Stage-Aware Mapping for Masked Autoregressive Model InferenceAuthorsWenxi GaoZhenhua ZhuHongyi WangYuan XieYu Wang5:19pm - 5:22pm PDTNeural Subgraph Matching for Hardware Decompilation in Gate-Level NetlistsAuthorsYunzhen LiuYingjie LiNan Wu5:22pm - 5:25pm PDTLate Breaking Results: Hardware-Aware Compilation Reshapes Trainability in Variational Quantum CircuitsAuthorsMuhammad KashifMuhammad Shafique5:25pm - 5:29pm PDTLate Breaking Results: Unified PCB Routing Considering Pair-Spacing and Width-Range ConstraintsAuthorsWei-Chen HungJhih-Jie LeeSheng-Hua WangYao-Wen Chang5:29pm - 5:32pm PDTLate Breaking Results: A Coarse-to-Fine PCB Placement Framework via LLM-Guided Component Grouping and Group-Aware PlacementAuthorsJunhong LiKeyu PengFuxing HuangHao WuZiran Zhu5:32pm - 5:35pm PDTPolaris: Enabling PIM-Optimized Low-Energy SpGEMM Using a Remote-Access-Aware Mapping SolutionAuthorsHelya HosseiniChristina GiannoulaBahar Asgari5:35pm - 5:38pm PDTLate Breaking Results: A Unified Analytical Framework for MBFF Clustering and Placement for Timing, Power, and Area Co-OptimizationAuthorsChuan-Chi SuYu-Sheng YangCheng-Yen LiShao-Hsiang ChenYao-Wen Chang5:38pm - 5:42pm PDTLate Breaking Results: QUBO Approaches to Logic Equivalence Checking and TestingAuthorsTao-Chun HuangHao-Yu TsaiYou-Cheng LinYi-Ting LiWuqian TangYung-Chih ChenJian-Meng YangChun-Yao Wang5:42pm - 5:45pm PDTDScNMP: A Dataflow Scheduling for the Precision-Scalable Near-Memory Processing MicroarchitectureAuthoryueting Li5:45pm - 5:48pm PDTLate Breaking Results: Efficient MoE-ViT Gating on Edge Accelerator via Dynamic Expert Routing and Quantized RouterAuthorsZheqi HeZhendong Zhengteng wangNanhao ZhouLei GongWenqi LouChao WangXuehai Zhou5:48pm - 5:51pm PDTSAT-Helper: A Multi-Agent System for Adaptive Optimizing Large-Scale Conjunctive Normal FormAuthorsZhiyuan HERongliang FuPin-Yu ChenTsung-Yi Ho5:51pm - 5:55pm PDTLate Breaking Results: Towards Low-Latency TinyML via Regularized Activation PackingAuthorsGeorgios MentzosKonstantinos BalaskasGeorgios ZervakisJoerg Henkel5:55pm - 5:58pm PDTLate Breaking Results: Structured Expert Routing for Efficient MoE Inference Under GPU–CPU OrchestrationAuthorsYixiao ChenArman AkbariArash AkbariZhendong MiEnfu NanXiaowei LinWeiwei ChenShaoyi HuangHao WangPu ZhaoYanzhi Wang5:58pm - 6:01pm PDTLate Breaking Results: EIV-Aware Backside PDN Synthesis Under Strict nTSV Spacing ConstraintsAuthorsYin-Qi XuShao-Yun Fang6:01pm - 6:04pm PDTLate Breaking Results: Toward a Foundation Model for 3DIC Thermal Analysis and BeyondAuthorsAkhilesh KumarZelin LuNorman ChangIgor MarkovLang LinJessica YenHaoliang JiangWenbo XiaYujing LuoGang Qu6:04pm - 6:08pm PDTLate Breaking Results: Scalable OARSMT Generation via Predictive Topological Reduction in VLSI RoutingAuthorsXiqiong BaiDaiwei ZhangXiutao Yanzhifeng linKun WangZiran ZhuJianli ChenZhikuang Cai6:08pm - 6:11pm PDTLate Breaking Results: "describing" Your Way to a Functional Microfluidic ChipAuthorsYushen ZhangLouis DickgießerSiyuan LiangTsun-Ming TsengShigeru YamashitaTsung-Yi HoUlf Schlichtmann6:11pm - 6:14pm PDTLate Breaking Results: Training-Free CCS Library Generation via Voltage Domain Transformation and PCHIP InterpolationAuthorsMeng-Hsuan HoHung-Ming ChenHsuan-Ming HuangJiun-Cheng Tsai6:14pm - 6:17pm PDTLate Breaking Results: ROAST: Reverse-Training Offset Attack on Spatial Sampling TopologiesAuthorsShayan GeramiSepehr TabrizchiShaahin AngiziArman Roohi6:17pm - 6:21pm PDTLate Breaking Results: Hardware-Efficient Quantum Reservoir Computing via Quantized ReadoutAuthorsParam PathakMansi OdNouhaila InnanMuhammad Shafique6:21pm - 6:24pm PDTLate Breaking Results: HUSH: Silencing Inter-Core Interference in Real-Time Cache AnalysisAuthorsHaoyuan RenYinkang GaoYixuan ZhuBo Zhangteng wangWenqi LouXi Li6:24pm - 6:27pm PDTLate Breaking Results: Fisher-Guided Selective Error Reconstruction for Quantized LLMsAuthorsSeonha RyuIl Hong SuhYeseong Kim6:27pm - 6:30pm PDTLate Breaking Results: Power Mesh Construction for 3D-IC with Backside Power DeliveryAuthorsChien-Pang LuChun-Hao LaiIris Hui-Ru JiangChih-Hsiang YangChung-Ching Peng6:30pm - 6:34pm PDTLate Breaking Results: A Fully Differentiable Rectilinear Minimum Spanning Tree Wirelength Model for Global PlacementAuthorsFuxing HuangHao WuJunhong LiQiyuan ChenWenxing Zhuxinning liuZiran Zhu6:34pm - 6:37pm PDTLate Breaking Results: Astfusion -- Two-Stage Structural Enhancement Learning for Robust HLS Code GenerationAuthorsKe ZhiweiWenqi LouLiu YimingFengrui ZuoChao WangXuehai Zhou6:37pm - 6:40pm PDTLate Breaking Results: Merge-Aware Placement and DP-Based Wave Propagation Routing for Scalable Flip-FET Cell Layout SynthesisAuthorsHao WuFuxing HuangQiyuan ChenJunhong LiKeyu PengZiran Zhu6:40pm - 6:43pm PDTLate Breaking Results: Nano-TSV Assignment for Backside Power Delivery Network Designs Considering Stress and IR-Drop EffectsAuthorsMaoze LiuYao-Wen ChangKai-Yuan Chao6:43pm - 6:47pm PDTLate Breaking Results: LLM-Driven Constraint Generation and Deferred Shape Exploration for Analog IC FloorplanningAuthorsYu ChenFuxing HuangChengjie LiuXi WangZiran Zhu6:47pm - 6:50pm PDTLate Breaking Results: 3D Analytical Placement with Smoothed Multi-Die Wirelength ModelAuthorsXingyu TongChih-Jung HsuGuohao ChenYin-Hsuan HungJianli ChenYao-Wen Chang6:50pm - 6:53pm PDTLate-Breaking Results: Ultra Energy Efficient Personalized Glucose Prediction with RLS Implementation on a Tiny FPGAAuthorsGeorgios MentzosTheodora PodimataGeorgios ZervakisEmmanouil PsarakisJoerg Henkel6:53pm - 6:56pm PDTHierarchical ML-Framework for Rapid RDL and Bump Optimisation in GPIO-Encroached Flip-Chip SoCsAuthorsPRATEEK PENDYALAVishant Gotra6:56pm - 7:00pm PDTLate Breaking Results: Novel Qubit Mapping for Two-Dimensional Trapped-Ion Quantum Computing SystemsAuthorsWei-Hsiang TsengYao-Wen ChangJie-Hong Roland Jiang