Close

Session

<
Engineering Presentation
: Strong foundations lead to high impact gains
Session Chair
Nimish Agashiwala
Cadence Design Systems, Inc.
DescriptionAdvanced modeling methods at the device and circuit level, combined with techniques for novel analog design automation and circuit simulation create the foundation upon which semiconductor quality takes wings. Come and learn from the dedicated engineers sharing their experiences!
Event Type
Engineering Presentation
TimeTuesday, July 281:30pm - 3:00pm PDT
LocationSeaside RM 7
Topics
Design
EDA
Similar Sessions
Late Breaking Results, Work-in-Progress Poster Session
Work in Progress (WIP) Poster Session
Clean Implementations - Untangle the Distractions with Zen Insights
Presentations
1:30pm - 1:45pm PDTEfficient Power Modeling of Multi-Domain Clock Gating Circuits
Authors
Spandana R
Nagu Dhanwada
Wesley Dungan
1:45pm - 2:00pm PDTAccurate Impact Modeling for Threshold Voltage Mismatch of Transistors in Same Chip
Authors
Shih-Jie Chang
Yen-Pin Chen
Tzu-Hen Lin
Florin Dartu
2:00pm - 2:15pm PDTGraph Isomorphism for Explainable Transistor-Level Circuit Comparison
Authors
Ashutosh Jadhav
Xin Zhao
Ehsan Degan
Vandana Mukherjee
2:15pm - 2:30pm PDTDeep Reinforcement Learning Paradigm for Analog Design Automation
Authors
Sharath C R
Senthil Kumar Sundaramoorthy
Krishna Teja
Chanakya K V
Sujith M A
Suberus Heartrisha
2:30pm - 2:45pm PDTModeling and Optimization of Power MOSFET Device Layouts with Optislang Tool
Authors
Mandar Deshpande
Claudia Dumitrescu
Khawja Sikander
2:45pm - 3:00pm PDTOvercoming Accuracy and Scalability Limits in Multi-Port On-Chip Electromagnetic Simulation Using a Hybrid Partial Elements Equivalent Circuit Solver
Authors
Abishek Manian
Sonam Sadhukhan
Garth Sundberg
Kelly Damalou