Close

Session

<
Engineering Presentation
: Life at the edge: No faults and perfect timing
Session Chair
Patricia Fong
Marvell
DescriptionLike rock climbing, faultless execution and perfect timing are required to climb to the peak of success in chip implementation. Learn techniques for speeding up execution with observation and test points, using planning with MBIST and voltage supplies for clocks and learning to scan for signoff using neural engines. Perspectives of an El Capitan climb!
Event Type
Engineering Presentation
TimeTuesday, July 2810:30am - 12:00pm PDT
LocationSeaside RM 7
Topics
EDA
Security
Similar Sessions
Late Breaking Results, Work-in-Progress Poster Session
Work in Progress (WIP) Poster Session
RM Poster Session Three
Presentations
10:30am - 10:45am PDTAuto-Chk: Closing the Last-Mile Interpretation Gap in Digital Sign-off via a Neuro-Symbolic Compiler Framework
Author
Wentao Dai
10:45am - 11:00am PDTCorrect-by-Construction Framework for Robustness Against Divergent Voltage Drops and High Clock Divergence
Authors
PRATEEK PENDYALA
Mathew Kaipanatu
11:00am - 11:15am PDTMulti-Cycle Interconnect Synthesis in Small to Large Cutting Methodology
Authors
Jesse Surprise
nancy Zhou
Chandler Brown
Josiah Hamilton
11:15am - 11:30am PDTAutomating DFT Intelligence: Addressing TCPF Hotspots at Source Through Design Aware Test Points in Systemrdl-to-RTL Generators
Authors
Veerabhadrarao Vasa
Rajesh Gottumukkala
Vikash Gupta
Freddy Nunez
11:30am - 11:45am PDTAn Adjustable Length Compression Method for MBIST Repair Information
Authors
Ouyang Keqing
Qi Cheng
Minqiang Peng
Guohua Zhou
Sri Ganta
11:45am - 12:00pm PDTHierarchical Functional Fault Grading with Auto-Identification of Observation Points for Faster Fault Coverage Closer in Complex SoCs
Authors
Veerabhadrarao Vasa
Rajesh Gottumukkala
Kasi Chunduri
Karthikeyan Subramanian
Arun Gogineni
Gaurav Goel