Close

Session

<
Engineering Presentation
: Formal Verification: Prove it. Don’t hope it.
Session Chair
Usha Rani Bagadi
Intel
DescriptionJoin us to learn how formal verification delivers mathematical certainty in a world of growing architectural complexity. By exhaustively exploring corner cases and proving correctness across critical functionality, performance-sensitive logic, and highly configurable designs, formal techniques expose deep bugs long before traditional approaches converge.
Event Type
Engineering Presentation
TimeTuesday, July 283:30pm - 5:00pm PDT
LocationSeaside Ballroom A
Topics
Design
EDA
Similar Sessions
Deterministic, Solver‑Accurate Physics Intelligence for Chips‑to‑Systems Design: What Breaks, What Validates, What Automates
EDA Opportunities in Building High Performance AI Accelerators
AI and Multi‑die: A Reinforcing Cycle
Presentations
3:30pm - 3:45pm PDTHardening Security of HW IPs by Verifying Their Negative Space Formally
Authors
Sayak Ray
Jason Fung
Bo-Yuan Huang
Arun Kanuparthi
Mohammad Bidmeshki
Mehdi Mohtashemi
Ramya Hariharan
Vivek Tiwari
3:45pm - 4:00pm PDTFormally Validating Industry Standard BCH‑ECC/CRC Codes – A Step by Step Recipe
Authors
Disha Puri
Aatreyi Bal
4:00pm - 4:15pm PDTWeeding Out Timing Gaps and Improving Performance of DDR Controllers Using Formal Verification
Authors
Raushan Kumar
Anshul Jain
4:15pm - 4:30pm PDTTaming the Beast: A Formal Verification Approach to Solve Design Complexity- GPU Compression Block Case Study
Authors
Usha Rani Bagadi
Rahul Dabur
Namita Rawat
Bathri Narayanan Subramanian
4:30pm - 4:45pm PDTAccelerating Formal Closure on Complex Hardware Designs via AI-Driven Helper Generation
Authors
Bindumadhava Singanamalli
Pandithurai Sangaiyah
Sean Safarpour
Sayandeep Sayandeep Sanyal
Sandeep Jana
Raja Mahadevan
4:45pm - 5:00pm PDTArchitectural Formal Verification of Configurable Address Translation Logic for Early Bug Exposers
Authors
Mohit Choradia
Suraj Kamble
Winnie Yeung