Session

DescriptionAs the complexity of hardware design reaches unprecedented scales, the tools we rely on must evolve to keep pace. This session explores the intersection of foundational EDA techniques and emerging machine learning paradigms. The session focuses on integrating Large Language Models and Machine Learning techniques to automate and optimize High-Level Synthesis, Design Space Exploration, and Verilog code generation for FPGAs.