Session

DescriptionThis session highlights cutting-edge advances in artificial intelligence and high-performance computing for timing prediction, analysis, and optimization across the chip design flow. The program spans early-stage timing prediction and characterization, efficient and accelerated timing analysis, and advanced design optimization methodologies. Featured works include machine learning techniques for RTL-level timing estimation and standard cell characterization, GPU-accelerated static timing analysis, and joint timing–power co-optimization.