Close

Presenter

<
Weiguang Sheng
Shanghai Jiao Tong University
Presentations
Research Manuscript
DRCA: Reliable Bitwise Logic in DRAM via Dual-Rail Compute and Access
12:16pm - 12:30pm PDT Monday, July 27 Mtg Room 203AB
Design
DES2A. In-memory and Near-memory Computing Circuits
Research Manuscript
Achieving Intra- and Inter-Operator Communication Lower Bounds in Near-Memory Processing
10:56am - 11:10am PDT Tuesday, July 28 Mtg Room 203AB
Design
DES2B-I. In-memory and Near-memory Computing Architectures, Applications and Systems