Close

Presenter

<
Zhihao Xu
Southeast University
Presentations
Research Manuscript
RL4HDL: Code Diversity Guided FPGA Logic Synthesis Compiler Testing Via Reinforcement Learning
3:56pm - 4:10pm PDT Tuesday, July 28 Mtg Room 201B
EDA
EDA5. RTL/Logic Level and High-level Synthesis
Research Manuscript
Are They All Safe? Practical Fault Injection Attacks on FPGA Logic Synthesis Tools
4:30pm - 4:42pm PDT Wednesday, July 29 Mtg Room 202C
Security
SEC2. Hardware Security: Primitives, Architecture, Design & Test