Close

Presenter

<
Kavithaa Rajagopalan
Texas Instruments (TI)
Presentations
Engineering Poster
Advanced Hard IP Integration Requirement Extraction and Checker
5:00pm - 6:00pm PDT Monday, July 27 DAC Pavilion, Exhibit Floor
AI
Chiplet
Design
EDA
Quantum
Security
Systems
Engineering Presentation
Advanced Hard IP Integration Requirement Extraction and Checker
2:15pm - 2:30pm PDT Monday, July 27 Seaside Ballroom B
AI
Design
EDA
Engineering Poster
A Real-Time Metric‑Driven Scorecard for Quantifying and Benchmarking Physical‑Design Quality and Deployment Progress
3:00pm - 4:00pm PDT Wednesday, July 29 DAC Pavilion, Exhibit Floor
AI
Chiplet
Design
EDA
Quantum
Security
Systems
Engineering Presentation
Advanced Automation Framework for Clock and Reset Management in SoC Designs – Bridging Design Intent, Verification, Test and Implementation
10:30am - 10:45am PDT Wednesday, July 29 Seaside Ballroom A
EDA
Security
Engineering Poster
Integrated Design Approach for Robust and Area-Efficient IO Ring in Advanced Process Nodes
5:00pm - 6:00pm PDT Tuesday, July 28 DAC Pavilion, Exhibit Floor
AI
Chiplet
Design
EDA
Quantum
Security
Systems