Presentation

· Contributors · Organizations · Search Program · Flagged · Happening Now

Real-Time Local Layout Effects Analysis for Advanced Design Optimization

DescriptionEnsuring accurate extraction of Local Layout Effects (LLE) parameters in LVS rule decks is critical for maintaining electrical yield as technology nodes scale below 5nm. While LLE parameter extraction is essential for foundry process integrity, the key design challenge is translating these physical parameters into electrical impacts specifically threshold voltage (Vth) and mobility (u0) variations before costly layout simulation. A new Real-Time LLE design-aware methodology is introduced that processes extracted LLE parameters with foundry-provided equations to compute per-device electrical impacts in real-time. Our approach detects physically placed neighboring cells near target devices and translates LLE physical parameters into electrical parameters (Vth/u0), enabling immediate performance assessment. This methodology addresses two critical design scenarios: First, layout-integrated visualization after LVS runs enables designers to easily identify, review, and measure how LLE parameters affect device performance, efficiently guiding layout modifications for improved yield. Second, schematic designers gain insights about LLE parameter effects using reference layouts before physical design begins, allowing them to mimic optimal layout behavior during early design stages. Deployed across multiple technology nodes, Real-Time LLE analyzes millions of devices in hours versus days, fundamentally transforming the design flow by enabling early detection and mitigation of LLE-induced performance variations.

Authors