Close

Organization

<
TSMC
Presentations
Engineering Presentation
Accurate Impact Modeling for Threshold Voltage Mismatch of Transistors in Same Chip
1:45pm - 2:00pm PDT Tuesday, July 28 Seaside RM 7
Design
EDA
Engineering Poster
Slack-Exploiting Load Splitting for IR-Drop Mitigation
5:00pm - 6:00pm PDT Tuesday, July 28 DAC Pavilion, Exhibit Floor
AI
Chiplet
Design
EDA
Quantum
Security
Systems
Research Special Session
The Test Frontier: Advanced Packaging Solutions
2:00pm - 2:30pm PDT Monday, July 27 Mtg Room 201A
Systems
Contributors
Shih-Jie Chang
Yen-Pin Chen
Florin Dartu
Sandeep Goel
Chou Hsiang
Tzu-Hen Lin