Close

Organization

<
South East University
Presentations
Research Manuscript
Akirarust: Re-Thinking LLM-Aided Rust Repair Using a Feedback-Guided Thinking Switch
12:15pm - 12:30pm PDT Wednesday, July 29 Mtg Room 202C
Systems
SYS3. Embedded Software
Research Manuscript
Beyond Fuzzer Islands: CPU Fuzzing via Smart Coordination
3:42pm - 3:54pm PDT Monday, July 27 Mtg Room 201B
EDA
EDA2. Design Verification and Validation
Research Manuscript
Chipmodeler: LLM-Aided Reference Model Design for Agile Hardware Verification
5:18pm - 5:30pm PDT Monday, July 27 Mtg Room 101A
AI
AI1. AI/ML Frontiers for Hardware Design
Research Manuscript
Circuitdiff: Bridging Netlist Knowledge with RTL Based on Graph Denoising Diffusion
11:36am - 11:50am PDT Monday, July 27 Mtg Room 101A
AI
AI1. AI/ML Frontiers for Hardware Design
Research Manuscript
From Characterization to Microarchitecture: Designing an Elegant and Reliable BFP-Based NPU
10:43am - 10:56am PDT Tuesday, July 28 Mtg Room 202C
Systems
SYS2. Design of Cyber-Physical Systems and IoT
Research Manuscript
Insights from Verification: Training a Verilog Generation LLM Using Reinforcement Learning with Testbench Feedback
11:10am - 11:23am PDT Monday, July 27 Mtg Room 201B
EDA
EDA5. RTL/Logic Level and High-level Synthesis
Research Manuscript
Paretopilot: Global Optimization Reasoning on HLS Design Space Exploration with LLMs
1:55pm - 2:08pm PDT Monday, July 27 Mtg Room 101A
AI
AI2-I. AI/ML Algorithms and Models
Research Manuscript
Prelude: Priming-Guided State Reconstruction for Efficient FPGA Processor Debugging
1:55pm - 2:08pm PDT Monday, July 27 Mtg Room 203C
Systems
SYS4. Embedded System Design Tools and Methodologies
Research Manuscript
Strix: Re-Thinking NPU Reliability from a System Perspective
10:30am - 10:43am PDT Wednesday, July 29 Mtg Room 203C
Systems
SYS6. Time-Critical and Fault-Tolerant System Design
Research Manuscript
Uvmarvel: an Automated LLM-Aided UVM Machine for Subsystem-Level RTL Verification
4:06pm - 4:18pm PDT Monday, July 27 Mtg Room 201B
EDA
EDA2. Design Verification and Validation
Contributors
Zhe Jiang